

# Advance VLSI Design (Module 24151) Phase 3


Hooma Amjad

## Aim of Phase 3 Task


Final FPGA Design

# Design and Architecture

## Signed Wallace Tree Multiplier




## Improved Wallace Tree Multiplier




## CSD Encoded Wallace Tree Multiplier Reduced Partial Products.

[illegible]


## Multiplier Internal Structure




## Carry Select Adder




## Pipelined Direct form II Phase 2




## Term Sharing



## Issues



## Solution




## Design Values Comparison

| Phase 2           |                             |
|-------------------|-----------------------------|
| Frequency         | 100MHz                      |
| Area              | <b>LUT: 4134 / FF: 2148</b> |
| # Pipeline Satges | <b>2</b>                    |


| Phase 3           |                           |
|-------------------|---------------------------|
| Frequency         | 100MHz                    |
| Area              | <b>LUT: 2413 / FF:835</b> |
| # Pipeline Satges | <b>0</b>                  |

## Further Improvements



## Result

- Worst Negative Slack : 0.236 ns



**THANK YOU**

**QUESTIONS?**