### Cadence + AMS-Hitkit

Totorial for creation of an inverter cell from schematic to layout with CADENCE using AMS-Hitkit and hints for multi-input gates

- 1. Using the Linux (CentOS) environment
- 2. Starting CADENCE with AMS-Hitkit
- 3. Creating a new library
- 4. Schematic entry
- 5. Creating a symbol and a testbench
- 6. Spice-Simulation using ADE XL
  - Analyses selection and setup
  - Using global variables
  - Parametric simulation
- 7. Starting Layout XL
  - Generate layout from schematic
  - The layer window
  - Wires, vias/contacts, wells
- 8. Design rule check
- 9. Layout versus schematic check (LVS)
- 10. Parasitic extraction (QRC)
- 11. Simulation of the extracted model (Post-layout simulation)

## Some UNIX-commands

We use CentOS-Linux (Free version "Community Enterprise OS" of RedHat), because Cadence supports RedHat or Suse. We use the Kornshell (ksh), because it is the standard shell at ITMZ Uni Rostock.

pwd
ls, ls -alsi, ls dir
cd -> cd /~/ske -> cd ./ske
mkdir newdir
cp , cp -r, cp -p
mv
chmod, chmod -R chmod 744 file
grep
use of | for pipeline -> ls | grep pattern
rm, rm -r
rmdir
cat file
man cmd

Move icon to desktop for easy use

print working directory<br/>listOur client computers use the "supported" CentOS 6,<br/>but the server is CentOS 7 (not yet supported to run Cadence)change directory<br/>make directory<br/>copy files/directories (recursive, preserve attributes)<br/>move or rename directories<br/>change file mode bits (security) -> -R recursive<br/>filter for pattern<br/>use command output as input for next command<br/>remove/delete<br/>remove directory<br/>show file at standard output<br/>show manual of cmd





Or Right-Mouse on Background and select "Open Terminal"

To save windows images (.png) : Alt-Print

Unix-command to remove Cadence lock files (Close all Cadence programs before!): find ~/ -name "\*.cdslck" -exec rm {} \;

### AMS-HitKit - Start

= Starting Cadence Design Framework with Libraries, Rules, Scripts provided for AMS-technology



### AMS-HitKit - Start



Would stay open as long as ams\_cds is running

Window open for some seconds after ams\_cds start

### Command Interpreter Window - CIW

C , , , , , , , , , , , , , , , , , , ,	/irtuoso® 6.1.6-64b - Log: /home/kirchner/CDS.log	
<u>File T</u> ools <u>O</u> ptions hitkit ICD-Tools <u>H</u> elp		cādence
Calibre Runset File for PERC created: .cal Loading simulator default settings.	.ibrePer Runset	
mouse L:	M:	R:
1 hitkit: ams_4.10 Tech: c35b4c3 User: kirchner		
	Command Inputs	

Messages

# 2016/17

### AMS-HitKit - A new library

### Command Interpreter Window - CIW

	Virtuoso® 6.1.6-64b - Log: /home/kirchner/CDS.log	-
	Ene Tools Options hitkit ICD-Tools Help	cādence
	Library Manager created library "test" INFO (TECH-180011): Design library 'test' successfully attached to technology library 'TECH_C35	B4'.
	mouse L: M:	R:
	1 hitkit: ams_4.10 Tech: c35b4c3 User: kirchner	
$\langle \rangle$		
File	-> New -> Library	



11.10.2017

### AMS-HitKit - A new cellview

#### **Command Interpreter Window CIW**



Choose a cell name, check "schematic" as cellview -> OK Quit with OK !

### AMS-HitKit Schematic Editor is open

plications Places System 国 🤣 ័	Wed Oct 14, 16:23			🔶 🖞
Virtuoso® Schematic Editor XL Editing: test in	verter schematic		Terminal	
Launch Eile Edit View Create Check Options Migrate Window HIT-KIT Utilities Help		cādence	<u>File Edit View Search Terminal H</u> elp	
	Q Q Q 🔀 🎠 1 1	abc 🗝 📰	kirchner@KaterCentOS6: cd	
	R R R Or Search		/home/kirchner kirchner@KaterCent0S6: mkdir myproject	
	N N AN AN		kirchner@KaterCent0S6: cd myproject	
nally the background is black, you may (but you	i should not for nor	mal work)		
as to white by modifying on entry in your 2/Va	ofoults filos		Creating a new .cdsinit file	
ge to white by mounying an entry in your 7/u			Creating a new cds.llb file Creating a new .simrc file	
is.editorBackground: #000000 -> Opus.edito	orBackground: #	########	Creating a new assura_tech.lib file Creating a new Calibre cellmap file	
			Creating a new streamout template file	
For printing it is sometimes interesting	to have a		/cadence.signature.xml': Permission denied	
white background but not all the design	n colours		Creating a new jobpolicy directory	
match white background		a a a a	Creating a new .cdsinit_local file = Creating Hierarchy Editor templates	
match white background.			[1] 6724 virtuoso : HIT-Kit=ams 4.10 tech=c35b4	
			kirchner@KaterCentOS6:	
When you have some content it is poss	ible	N 55 (J (2	🕒 Library Manager: WorkArea: /home/kirchner/ske_2017 📃 🕻	
to create images with white backgroun	d a crass a	8 8 8 8	<u>File Edit View Design Manager Help</u>	nce
using "File -> Export Image". There ope	ens a form where yo	ou can	Show Categories Show Files	
change the background colour. Try it		a an 10 10		
				_
			test inverter schematic	-
		5 5 3 5	ncinternal	e-te
			ncm odels	
Immouse L: schSingleSelectPt()         M: ddsOpenLibManager()           1(4)         HIT-Kit: ams_4.10         Tech: c35b4c3         User: kirchner		Cmd: Sel: 0	sbaLib	
			sdílib	
Virtuoso® 6.1.5-64b - Log: /home/kirchner/CDS.log			synopsys	
Eile Tools Options HIT-Kit Utilities Help	cādence		vital memory	
Loading leToolbox.cxt Loading hsm.cxt	<u> </u>			
Loading 1x.cxt Loading 1ce.cxt			Messages	
			Log file is "/home/kirchner/ske_2017/libManager.log".	
mouse L: schSingleSelectPt0 M: ddsOpenLibManager0	B: schHiMousePopLin0			
1 HIT-Kit: ams_4.10 Tech: c35b4c3 User: kirchner				
			Lib: test Free: 27.1	5T //

### Schematic entry - Components



### **CMOS** Inverter calculation



IGS / Uni-Rostock

NMOS in NPO



### File -> Check and Save (shft-x)

Warnings! May be deselected Check-> Rules-> Physical

### Schematic Editor: Filter

Schematic editor has a filter function for selectable objects! Changing accidentally may prohibit selection!



### **Inverter Symbol from Schematic**

Symbol needed to use our design in higher levels of hierarchy.

First Example is the insertion of the design in a testbench.



11.10.2017

Launch Eile Edit View Create Check Options Window hitkit Help

🗋 🗁 🛃

Navigator

👌 inverter

PINO (ipin)

PIN1 (opin)

and!

out

vdd!

in:P

- out:P

test

Y Default

Q Se

IGS / Uni-Rostock

»

### Inverter Schematic for Simulation -> Testbench



### Simulation ADE GXL Start

#### From the Schematic Editor -> Launch -> ADE GXL



#### ADE XL creates a new view!



11.10.2017

#### ADE (G)XL usage differs from ADE L Most tutorials use older ADE L

LDE Layout Dependent Effects EAD Electrically Aware Design



M

Status

O Corner
 Nominal Corner

™mouse L 4(6)

Cmd: Sel: 0

R:

### Simulation ADE GXL Create Test



### Simulation ADE GXL Create Analyses



# Simulation ADE-XL/L Choose Outputs

ADE L (1)	) - test invertertest schematic						
Launch S <u>e</u> ssion Set <u>u</u> p <u>A</u> nalyses <u>V</u> a	riables <u>O</u> utputs <u>S</u> imulation <u>R</u> esults <u>T</u> ools <u>H</u> elp	cādence					
🞼 🌮   💒 27 🛛 💩 🎾 (							
Design Variables Name Value	Analyses Type Enable Arguments 1 dc 2 0 3.3 10m Linear Step Size Start-Stop /V(						
	Name/Signal/Expr   Value   Plot   Save   Save O	ptions		s s	etting Outputs ADE	L (2) Table Of Outputs	<u>×</u>
				Selected Output		Name/Signal/Expr	Value Plot Save Options
			Name (opt.)			1 in	yes allv
			Expression		rom Design	Zour_contentatio	
			Calculator	Open Get Expression Clo	ose		tic
>	Plot after simulation: Auto Plotting mode: Replace		Will be	✓ Plotted/Evaluated			
2(3) Delete	Status: Ready   T=27 C   Simula	ator: spectre	Measure type	🥑 Sig/Exp 🔾 OCEAN 🔾 MATL	LAB 🔾 SPICE		
		· _	Add	Delete Change Next Nev	w Expression		
							ancel <u>A</u> pply <u>H</u> elp
ADE L (1)	) - test invertertest schematic						
Launch Session Setup Analyses Va	rnables <u>O</u> utputs <u>Simulation Results Tools H</u> elp	cadence					
💾 😓   🦵 27 🔤 👌 🎾 (	A						
Design Variables	Analyses Type   Enable   Arguments						
Name Value	1 dc 0 3.3 10m Linear Step Size Start-Stop /V(	े हि					
	N						
		×					
	Outputs	? # × 🔊					
	Name/Signal/Expr Value Plot Save Save O 1 in 2 out_schematic	ptions					
	Plot after simulation: Auto						
> Select on Schematic Outputs to Be Plot							
2(3) Plot Outputs 5	Status: Selecting outputs to be plotted   T=27 C   Simula	ator: spectre 📕					

# Simulation RUN (in ADE-GXL)

# Run Simulation

🕺 Virtuoso® Analog Design Environment GXL Editing: test invertertest schematic		
Launch <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>C</u> reate Check Options <u>Migrate Window Parasitics</u> <u>ADE GXL</u> bitkit <u>H</u> elp	cādence	
No Parasitics No Sweeps Single Run, Sweeps and Corners Run Sweeps and Corners Action Corner Run Sweeps and Cor	■         ■         ■              ■               ■                ■	Common Errors stopping execution of simulation: Design changed and not saved. Unexpected/unassigned variables due to input errors mostly for component values. Example: Using "Meg" instaed of "M" for "Mega -> Creates a variable "eg"
		Plot outputs

Virtuoso® Analo	a Design Environment GYL Editing: test invertertest adevi	
C VITUOSO® Anarc	g Design Environment GKL Eutring: test invertertest adexi	
Launch <u>File</u> Create <u>T</u> ools <u>Options</u> R	un EAD Parasitics/LDE Window Help	cadence
🗅 🗁 🗔 🖓 🔰 🗂	🕂 📑 🔹 🖬 🗄 💷 🛛 Basic 🔽 🗣 🗔	
No Para sitics/LDE	🛄 🔹 Single Run, Sweeps and Corners 🗧 🗞 ሎ 🙆 🧿 Reference:	· 🖗 🔅
Data View Select a Pa	rasitic/LDE Mode × 2 adex ×	
🗄 🗹 🇞 Tests 🛛 🔄	Outputs Setup Results Run Preview X	
Global Variables	Detai 🔽 🔾 💭 🧠 🔟 🖓 🖉 🕶 🗸 🛃 🖉 🖉 🖾 👘 🗊	🔓 🗏 »
Parameters	Test Output Nominal Spec Weight Pass/Fail	
Data History	test:invertertest:1 /in 🗠	
Run Summary ? 5 × 1 Test	test:invertertest:1 /out_schematic 🗠	=
✓ 1 Point Sweep ✓ 0 Corner		
Nominal Corner		$\cup$
History from Status		
History item Status	interactive.0 O interactive.1	×
mouse L:	M:	R:
3(6)		

### Simulation ADE-L Evaluate Results



### Simulation Parametric Analysis – Temperature (Built in)



Select "temp" (There is nothing more when you start)! Try the other entries! Here: -40°C to 80°C in 10° steps)

11.10.2017

### Simulation Parametric Analysis – Global Variables

As an example we replace the fixed width of the PMOS transistor by a parameter "Pwidth"

APC L OI	ADE XL Test Editor - test:inve	rtertest:1				
S <u>e</u> ssion Set <u>u</u> p <u>A</u> naly	ses <u>V</u> ariables <u>O</u> utputs <u>S</u> imulation <u>R</u> es	ults <u>T</u> ools	cādence	Start he	ere to create a global	variable
Design Variables	Value Type Enable 1 dc 2 0 3.3 Outputs Name/Signal/Expr 1 net4 2 net3 Name/Signal/Expr	Arguments 10m Linear Step Size Start-Sto Value Plot Save Sav Value Q allv	? ♥ × p /V1 ? ♥ × re Options × R:		Design Variables Virtuos Selected Variable Pwidth 6.4u lete Change lear Find ables Copy From Copy To	D & Analog Design Design Variables Name Pwidth 6.
8(11) Model Libraries		21 1	, stre			OK Cancel
re is only the testb t inverter and pres the inverter schen	ench schematic open, s "E" (descend edit) to natic!	Launch Eile Edit VI Launch Eile Edit VI No Rarasitics Data View Data View Colobal Variable View Sciobal Variable	ew <u>C</u> reate Check Option W <u>C</u> reate Check Option No Sweeps COX	Is Migrate Window Parasitics ADE	GXL hitkit Help ( CAL hitkit Help ( Corners MCCorners Workspace: B	ādence       asic       >
Or start here to creat It must be exported/b	e a global variable. backannotated to appear in tes	L. Click to ad Add V General Edit V General Edit V Copy Correct Core	ariable ariable Variable Vortable Zveep Status	nvertertest	wf wfotb=06.40 mg = 2 mg = 2 mg = 1 mg = 1 mg = 1 mg = 1 mg = 1	
		 ∣≡mouse L: schSingleSele	ectPt()	M: hiUndo()	R: schHiMo	usePopUp()
		4(6) hitkit: ams 4.10 Te	ch: c35b4c3 User: kirchner		Cmd: Sel: 0   T=27.0 C   Simula	tor: spectre

IGS / Uni-Rostock

### Simulation Parametric Analysis – Global Variables





### CMOS Inverter Capacitances, Output Resistance and Delay Output resistance of FET for charge reversal UGS=UB Single transistor at $V_{DD}$ with input voltage at $V_{DD}$ Uns UR $I_D = \frac{\beta_n}{2} (V_{DD} - V_{thn})^2 = \frac{KPN}{2} \frac{W}{I} (V_{DD} - V_{thn})^2 = \frac{170}{2} \frac{\mu A}{V^2} \cdot \frac{1\mu m}{0.35 \mu m} \cdot (3.3V - 0.5V)^2 = 0.68 \, mA$ $R_n = R_p = \frac{V_{DD}}{I_p} = \frac{3.3V}{0.68mA} = 4.85 \ k\Omega$ Kapazität und Zeitkonstante -> Delay time (50%-Schwelle) $C_{in} = \frac{3}{2}W \cdot L \cdot C'_{ox}$ $C_{in} = 4.5 \frac{fF}{\mu m^2} \cdot \frac{3}{2} (1+3.2) \ \mu m^2 = 28.35 \ \text{fF}$ $C_{out} = W \cdot L \cdot C'_{ox}$ $C_{out} = 4.5 \frac{fF}{\mu m^2} \cdot (1 + 3.2) \ \mu m^2 = 18.9 \ \text{fF}$ next gate (+ wire capacitances) $t_{pHL} = t_{pLH} = 0.7 \cdot R_a \cdot (C_{inn} + C_{inp} + C_{outn} + C_{outp})$ Ausgang $t_{pHL} = t_{pLH} = 0.7 \cdot R_a \cdot C'_{ox} \cdot \frac{5}{2} (W_n L_n + W_p L_p)$ 0,5 UH Eingang Eingang $t_{pHL} = t_{pLH} = 0.7 \cdot 4.85 k\Omega \cdot 4.5 \frac{fF}{\mu m^2} \cdot \frac{5}{2} (1 + 3.2) \mu m^2 = 160 \text{ ps}$ ps 24 11.10.2017 Uni Rostock, IEF, IGS

ps

### Simulation Transient Analysis





### Simulation Transient Analysis



# Oops!, looks strange ... 1pF load is too much for our small gate

Changed load to 80 fF Compare with data sheet of ams standard cell next page!

Name

i (ir out\_schematic

falltime: 1.555ns-1.1545ns=400 ps risetime: 2.2404ns-2.0601ns=180 ps delay(inp rise): 1.3324ns-1.005ns=327 ps delay(inp fall): 2.1328ns-2.015ns=118 ps



### Simulation Transient Analysis

Try another parametric simulation with Load Capacitance as a parameter! Compare results with a given cell from AMS!







Databook Build Date: Wednesday Jun 18 17:26 2014 Copyright © 2004-2013 Nangate Inc. Conditions for characterization library c35\_CORELIB\_TYP, corner c35\_CORELIB\_TYP\_typical: Vdcl= 3.30V, Tj= 25.0 deg. C. Output transition is defined from 20% to 80% (risting) and from 80% to 20% (falling) output voltage. Propagation delay is measured from 50% (input fise) or 50% (input fall) to 50% (output rise) or 50% (output fall).



# Layout Start and Generate from Schematic

			Startup Option
Replace all the global variables in the design	with fixed values.	Fold the PMOS (2 gates)	Physical Implementation Startup Optio
Global variables have their scope in simulation	on only.		Layout
Global Variables in the testbench are not affe	cted, because they wi	Il not be involved in the la	• Create New Open Existing
			Configuration
In Schematic Editor: Launch -> Layout XL			Create New Open Existing
In Layout XL: Connectivity -> Generate ->All	From Source		<ul> <li>Automatic</li> </ul>
(IX-5005): The selected operation requires schematic cellview 'test inverter schematic' to be extracted.			
Click OK to extract the cellview now.			OK Cancel He
OK Cancel Help			
Generate Layout	Gen 🖌 🗖	erate Layout	3
Generate I/O Pins PR Boundary Roorplan	Generate I/O Pins PR Boundary Roo	orplan	1
Generate	Specify Default Values for All Pins Laver:	Width: Height: Num: Create:	
	MET1 drawing	0.5 0.5 1 Apply	
✓ I/O Pins			
Except Global Pins	Specify Pins to be Generated		Text is used to recognize
Except Pad Pins  PB Boundary	Select:	Number Of Matches: 0 Add New Pin	ports correctly.
Snap Boundary	Term Name Net Name	Layer Width Height Num Create	
	"gnd!" "gnd!" "in" "in"	("MET1" "pin") 0.5 0.5 1 t ("MET1" "pin") 0.5 0.5 1 t	
Position Minimum Separation	"out" "out" "vdd!" "vdd!"	("MET1" "pin") 0.5 0.5 1 t ("MET1" "pin") 0.5 0.5 1 t	Set Pin Label Text Style X
			Height 1
Device Correspondence			Font stick
Preserve User-Defined Bindings	Name: Layer:	Width: Height: Num: Create:	Text Options 🔽 Drafting
Connectivity Extraction			
Extract Connectivity after Generation	Pin Label		Layer Name 💿 PIN 🛡
	Create Label As Label	Options	Same As Pin
			Laver Purpose
			Same As Pin
OK Cancel Defaulte Help	·	OK Cancel Defaults Help	
Caned Caned		En Gancer Dengates	Justification centerCenter
			Orientation R0
Generates a layout with all instances placed ou	tside a rectangle (estir	mated cell boundary)	
, 1	<b>2</b> (	,,	OK Cancel Help



Open schematic and change transistor property there (add substrate contact). In Layout XL use Connectivity -> Update Components and Nets.

# Layout Edit



METRES

MET1

metal4

hol

**~ ~** 



Layout of single contact predefined. Do not change! Number and alignment variable. Using "**Compute from Shape(s)**" fills area/with appropriate number of contacts.

Create Via	×
Mode Single Stack Auto	
Options Compute From Shape(s)	
Net Name grd!	
Create as ROD Object Name via0	
Via Definition PD_C	]
Save Via Variant	
System User defined Cut pattern	
Reset Parameters to	
Justification centerCenter X 0 Y 0	
Cut Class None Width 0.4 😔 Length 0.4	
Rows 1 0 Row Spacing 0.4	
Columns 4 🛡 📴 🥙 Column Spacing 0.4	
Enclosures Show Enclosures	
K Rotate A Sideways €Upside Down	
Hide Cancel	Help

Stacked VIAs connecting more than two layers available:

	Create Vi	ia 🛛 🗙
Mode O Single Options Comp Net Name xx	e ● Stack ○ Auto ute From Shape(s)	
Create as ROD Ob	ject Name 🔽	ia0
Start Layer	End Layer	
POLV1	MET3	Top Via Rows 1 💲
		Top Via Columns 1
	Via Definitions	Via Type / Source
MET2 -> MET3	VIAZ_C	Standard Via / TECH_C35B4
MET1 -> MET2	VIA1_C	Standard Via / TECH_C35B4
POLY1 -> MET1	P1_C	Standard Via / TECH_C35B4
E Rotate		s Upside Down
		Hide Cancel Help



 $e(a(z), w(a(t) \ge 0.6\mu, space \ge$ 

11.10.2017

IGS / Uni-Rostock

# Cadence Layout - LVS

### Compare Layout Versus Schematic

### Assura -> Run LVS

	Run Assura LVS 🛛 🔍 🗙	Progress
Schematic Design S	ource DFII Vise Existing Netlist INetlisting Options Use Verilog Top Cell	Assura LVS Run in progr Run Name: run1 Run Dir: ASSURA_LVS/ir
Library Cest Layout Design Sour Library Test	Cell inverter View schematic Browse	Process Id: 6909 (ipc:14) Start Time: Jan 25 09:10:39 Stop Run
Run Name Funi Run Location View Rules Files Extract Rules	Run Directory ASSURA_LVS/inverter Local  Technology c35b4c3 Rule Set Full rgs/ams/410/assura/c35b4/c35b4/extract.rul View Reload	Watch Log File OK Cancel F wait!
Compare Rules Switch Names Binding File(s) RSF Include	/progs/ams/410/assura/c35b4/c35b4/compare.rul View no_info resimulate_extracted Set Switches /progs/ams/410/assura/c35b4/c35b4/bind.rul View progs/ams/410/assura/c35b4/c35b4c3/LVSinclude.rsf View	<b>Č</b> File View Options Too
Variable None	Value Default Description	Cell List (sch    lay) **** Schematic and Layo
View avParameters View avCompareRu	Modify avParameters.     2 avParameters are set.     Modify avCompareRules     13 avCompare rules are set.	
View Additional Fun	Cancel Apply Defaults Load State Save State View RSF Help	Open Schematic Cell 5

#### Run: "run1" Run: "run1" from /home/kirchner/ske/ASSURA\_LVS/inverter X Schematic and Layout Match. Do you want to view the results of this run? SS Summary of LVS Issues verter Extraction Information: O cells have O mal-formed device problems 2016 O cells have O label short problems O cells have O label open problems Comparison Information: lelp 0 cells have 0 Net mismatches 0 cells have 0 Device mismatches 0 cells have 0 Pin mismatches O cells have O Parameter mismatches Yes No (Help)



#### That's what we want to see!

Necessary for QRC parasitic extraction

### Cadence Layout - DRC

#### Assura -> Run DRC



Here you may open the rule set file for information. Contains all the rules like distances, overlap, min. width et cetera.

has completed successfully. Do you want to view the results of this run? File View Error-Visibility Show Error by [1] # INF0: C35B4/C35B3 ASSURA DRC DECK (REV9 DATE 26-Apr-2011) Last modified 29-Oct-20 Yes No Help 1 [1] INFO: hot nwell No DRC errors found. [1] M1\_R\_1 Minimum density of MET1 area [%] = 30 [1] # INFO: C35B4/C35B3 ASSURA DRC DECK (REV9 DATE 26-Apr-2011) Last modified 29-Oct Close

That's what we would like to see!

### Cadence Layout – DRC with Errors remaining

### Example for an Error Message: Here: Pin is not fully covered by metal





#### View -> Error Report



### Cadence Layout - DFM





Electrical rule check is included in DRC. There is no separate rule check in the ams-HITkit.

Starting ERC with Assura -> Run ERC opens a form similar to DRC with no technology selected and either rule files.

Up to now no verification for this. Separate ERC-usage found nowhere.

### Cadence Layout – QRC – Parametric Extraction

QRC -> Run Assura Quantus -QRC

anges		RC Coupled C: net to net (signals)
QRC (A	saura) Parasitic Extraction Run Form	QRC (Assura) Parasitic Extraction Run Form
Stup Extraction	Filtering Netlisting Run Details Substrate	Setup Extraction Filtering Netlisting Run Details Substrate
Tachnology C35b4C3		Extraction Type RC
p2lysSet NONE	UseMultRuleSets	
Setup Dir /progs/ams	s/410/assura/c35b4/c35b4/RCX-typical	Max fracture lengin infinite microns intemperature 25.0 C Earl asc grid. Of
Include Command File		Cap Coupling Mode Coupled Ref Node grd.
Rule Command File Includ	e View Edit	Mult Factor 1.0 Diffusion Equation R
Tech Cmd File User	· View Edit	PEEC Mode 🔲 Ladder Network 🔲 Global Frequency 🛛 MHz
Output Extracted May		Select User Region View Edit.
Enable CellView Check		
Parasitic Res Component	presistor auLvs PRIMLI Prop ld r	Laver Setun Customization
Parasitic Cap Component	pcapacitor auLvs PRIML: Prop ld c	
Parasitic Ind Component	pinductor auLvs PRIMLI Prop ld 1	Select R Mesh User Region
Parasitic M Component	pmind auLvs PRIMLIB Prop ld k	
Inductance L1 Prop Id	ind1 Inductance L2 Prop Id ind2	
Call Procedure		From File
Substrate Extract	Extract MOS Diffusion Res	SelFromLay
Extract MOS Diffusion AP	Add LVS MOS Diffusion Res	
Substrate Profile	NONE   Extract MOS Diffusion High NONE	Litho Config File
Library Prefix		Contour Directory
Library Directory		Enable UPCY Solid Ring Solid Ring Discharge 5 Microns
<[		Progress Form X
r		GRC Run in progress
0 8		🗢 🕸 Run Name: run1
Library Directory: Specify	7 a directory for writing local libraries created	HRCX Cell cell name Run Dir: /home/kirchner/ske/ASSURA_LVS/inverter
during the hierarchical ex	straction of an extracted view.	Process Id: 6897 (ipc:16)
$\leq$		Start Time: Jan 22 11:11:15 2016 The QRC run "run1" completed successful The output is in :
OK Cancel Defaults	Apply Load State Save State View Command File Help	
		Stop Run VVall! Cell: inverter
		Watch Log File View: av_extracted
		OK Cancel Help



Cadence – QRC – Extracted view

More important is their use in postlayout simulation. They will be included in simulation netlists.

### Cadence – QRC – Post-Layout Simulation (ADE-L/XL)

We need different models for the UUT (inverter)

**Original schematic** 



11.10.2017

IGS / Uni-Rostock

### Cadence – Post-Layout Simulation (ADE-L/XL)

🐘 🛛 Virtuoso® Hierarchy Editor: N	ew Configuration (Save Needed)	Virtuoso® Hierarchy Editor: New Configuration (Save Needed)	
<u>E</u> ile <u>E</u> dit ⊻iew <u>P</u> lugins <u>H</u> elp	cādence	Eile Edit ⊻iew Plugins Help cāde	nce
🞦 🗁 🕞   📝 🚸 🥱 🦿 🕕   🥅		📗 🛅 🗁 🔚   🕼 🐶 🥱 🕜 🕕 🧠 🕕 📄 😪   🛄 🙆 🥥 Update Needed	
Library: test Cell: inverter_postlayout View: schematic Open Edit Table View Tree View	Library List.       test         View List.       schematic veriloga ahdi         Stop List.       spectre         ADE L       Constraint List.	Top Cell     Clobal Bindings       Library: test     Library List: test       Cell: inverter_postlayout     View List: schematic veriloga ahdi       View: schematic     Stop List: spectre       Open     Edit	
Instance       V         Instance       Set Instance         Instance       Set Instance         Instance       Set Instance         Instance       Sepand         Instance       Sepand Subtree         Instance       Collapse Subtree         Add Stop Point       Denoin         Instance       Subtree         Instance       Subtree	View To Use Inherited View List spectre cmos_sch schematic verilo spectre cmos_sch schematic verilo spectre cmos_sch schematic verilo spectre cmos_sch schematic verilo <none> av_extracted layout schematic symbol Specify SPICE Source File Specify Referer ce Verilog Mark as External HDL Text (AMS UNL only)</none>	Table View       Tree View         Target: Instance       Interfed View To Use       Inherited View List	
Add Bind To Open (Skip Inst Remove Bind To Open	ance)	Image: Spectre cmos_sch schematic ver         Image: Spectre cmos_sch schematic ver	

Parasitics

# Replace (use RightMouse -> set instance view ) schematic by av\_extracted $_{41}$

### Cadence – Post-Layout Simulation - Result

### Open the configuration in Library Manager





Shown for  $C_{Load}$  = 4 fF. Less difference for higher load.

# To perform simulation see slides above from "Simulation ADE GXL Start"



OK, no visible change

### Layout 3D View

### GDS3D from University of Twente, NL

Needs a technology file (layer thickness, pitches). Generated for AMSC35B4 from process parameters. Needs initialization for Cadence integration, but may be used standalone.

Automatic initialization does not work yet. For manual initialization observe the last output after CIW start.

	_			
C Virtuoso® 6.1.5 - Log: /home/kirchner/CDS.log	J	C Vi	rtuoso® 6.1.5 - Log: /home/kirchner/CDS.log	
Eile Tools Options Help cādence		<u>F</u> ile <u>T</u> ools <u>O</u> ptions ICD-To	ools <u>H</u> elp	cādence
Loading ams.cxt Wirtuoso Framework License (111) was checked out successfully. Total checkout time was 0.10s. To get new Tab "ICD-Tools" for 3D-GDSII-Display in CDW execut following command manually: Load "/progs/GDS3D_1.8/skill/icdGDS3D.il" Immouse L: M: R: 1 load "/progs/GDS3D_1.8/skill/icdGDS3D.il"		To get new Tab "ICD-Tools load "/progs/GDS3D_1.8/s) load "/progs/GDS3D_1.8/sk GDS3D v1.8 has been initi load "/progs/GDS3D_1.8/sk "mouse L: 1	" for 3D-GDSII-Display in CDW execute following command manually ill/icdGDS3D.il" ill/icdGDS3D.il" ill/icdGDS3D.il" ill/icdGDS3D.il" M:	R
	I	C Vir	tuoso© 6.1.5 - Log: /home/kirchner/CDS.log	
		File Tools Options hitkit	D-Tools Help	cādence

With a layout opened we can make a GDSII-Stream and run the GDS3D tool. ICD - Tools

In the GDS3D-tool use F1 to see the (game like) usage.

Č	Virtuoso@ 6.1.5 -	Log: /home/kirchner/CDS.log	
<u>F</u> ile <u>T</u> ools <u>O</u> ptions hitkit	ICD-Tools <u>H</u> elp	<b></b>	cādence
Writing GDS for test/op GDS written successfully Starting GDS3D	y Layout -> GDS3D Y Run GDS3D	gds∕op⊽.gds, please wait	
⊴(		IIII	
limmouse L:		M:	R:
1 hitkit: ams_4.10 Tech: c3	5b4c3 User: kirchner		

Do not use the normal streamout from CDW (File -> Export -> Stream) because GDS3D uses a separate directory for the gds-File!

ICD is simply Integrated Circuit Design group at Twente University)

### Layout 3D View







Calculate the geometry in  $\binom{W}{L}$ -ratio for p- und n-Transistors) so that you get a good compromise for the switching point and noise margin for the cases:

- Both inputs change at the same moment (connected)
- One input is preassigned to a fixed value so that the second one causes output change. (May be different for both inputs!)

Switching point should be near  $\frac{U_B}{2}$  for all cases.

Design (schematic, layout) a 2-Input-NAND or a 2-Input-NOR using short channel length transistors ( $0.35\mu$ ) or long channel length transistors ( $3.5\mu$ m]. Selection of the specific design is done with the tutor.

Cell hight shall be 20 µm.

From Simulation (including postlayout) find out the following values: Switching points and noise margin for the different cases at the two inputs. Delay times (50%), falltime, risetime (20%-80%) dependend on load capacitance (4.. 100 fF) and temperature (-40 to 80°C).

At the switching point both transistor-pairs are in the pinch-off state and passed by the same current :

$$\frac{\beta_n}{2}(U_{eS} - U_{GS0n})^2 = \frac{\beta_p}{2} (U_B - U_{eS} - U_{SG0p})^2$$

But: There is a difference in the number of involved switching transistors for the different input cases!

Common Equation for CMOS-Inverter:

$$\frac{\beta_n}{2}(U_{eS} - U_{GS0n})^2 = \frac{\beta_p}{2} (U_B - U_{eS} - U_{SG0p})^2$$

Dissolve for  $U_{eS}$ :

$$\sqrt{\beta_n}(U_{eS} - U_{GS0n}) = \sqrt{\beta_p} (U_B - U_{eS} - U_{SG0p})$$

$$U_{eS} = \frac{\sqrt{\frac{\beta_n}{\beta_p} \cdot U_{GS0n} + U_B - U_{SG0p}}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}} \longrightarrow$$



Für 
$$U_{eS} = \frac{U_B}{2}$$
  
 $\beta_n = \left(\frac{U_B}{2} - U_{SG0p}}{\frac{U_B}{2} - U_{GS0n}}\right)^2$   
 $\beta = KP \cdot \frac{W}{L}$   
 $mit : KPN = 3 \cdot KPP$   
 $\frac{\left[\frac{W}{L}\right]_n}{\left[\frac{W}{L}\right]_p} = \frac{1}{3} \cdot \left(\frac{U_B}{\frac{2}{2} - U_{SG0p}}{\frac{U_B}{2} - U_{GS0n}}\right)^2$ 



$$\frac{\left[\frac{W}{L}\right]_{n}}{\left[\frac{W}{L}\right]_{p}} = \frac{4}{3} \cdot \left(\frac{\frac{U_{B}}{2} - U_{SG0p}}{\frac{U_{B}}{2} - U_{GS0n}}\right)^{2} = \frac{4}{3} \left(\frac{1,65 - 0,7}{1,65 - 0,5}\right)^{2} = 0,908 \qquad \qquad \frac{\left[\frac{W}{L}\right]_{p}}{\left[\frac{W}{L}\right]_{n}} = 0$$

1,1

$$\frac{\beta_n}{2} (U_{eS} - U_{GS0n})^2 = \frac{\beta_p}{2} (U_B - U_{eS} - U_{SG0p})^2$$
$$\sqrt{\beta_n} (U_{eS} - U_{GS0n}) = \sqrt{\beta_p} (U_B - U_{eS} - U_{SG0p})$$

Lower transistor in NAND during switching phase:

IIъ

Für *l* 

 $\beta_{nges}$ 

β<sub>pges</sub> KPN One p-transistor is and remains off. One n-Transistor is and remains on. Only an inverter is switching.

$$U_{eS} = \frac{\sqrt{\frac{\beta_n}{\beta_p} \cdot (U_{GSOn} + U_{DS11}) + U_B - U_{SG0p}}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

See if the values are acceptable with regard to noise margin. Try to change W/L ratios to find a compromise.

$$\frac{\left[\frac{W}{L}\right]_{n}}{\left[\frac{W}{L}\right]_{p}} = \frac{1}{3} \cdot \left(\frac{1,65 - 0,7}{1,65 - 0,5 - 0,236V}\right)^{2} = 0.36 \qquad \frac{\left[\frac{W}{L}\right]_{p}}{\left[\frac{W}{L}\right]_{n}} = 2,78$$
$$\frac{\left[\frac{W}{L}\right]_{n}}{\left[\frac{W}{L}\right]_{p}} = \frac{1}{3} \cdot \left(\frac{1,65 - 0,7}{1,65 - 0,5}\right)^{2} = 0,23 \qquad \qquad \frac{\left[\frac{W}{L}\right]_{p}}{\left[\frac{W}{L}\right]_{n}} = 4,44$$

Interesting, but we can implement one geometry only and must configure a compromise.

IGS / Uni-Rostock

Practical hint to safe time:

Starting from the Inverter schematic:

You may open the inverter schematic as the origin for the new design.

Then create a new schematic cellview (from CDW or Library Manager). File -> New -> Cellview

When you have the new empty schematic and the inverter schematic side by side you can copy the inverter circuit or parts of it to the new schematic.

Use copy: "c" -> select the desired part using the left mouse button

- -> click on the selected part
- -> drag to the new place (may be the same schematic window or the new one)

Edit the new schematic to build the NAND or NOR design.

You may proceed in the same manner for the testbench.

### 2-input-NAND





### <u>Intranet</u>

ADE L (1) - test invertertest schematic	
Launch Session Setup Analyses Variables Outputs Simulation Results Iools Help cadence	
II 📥 🔊 I 🧊 27 🛛 🚴 🎾 🖄 🗹 🗁	
Design Variables     Analyses     Image: Comparison of the second	Setting Outputs ADE L (2)
Namersignavexpr Value Plot Save Save Options	Selected Output
	Name (opt.)         Name/Signal/Expr         Value         Plot         Save Options           1         in         yes         allv
	Expression From Design 2 o_both yes allv
	Calculator Open Get Expression Close 4 o top yes ally
> Plot after simulation: Auto Plotting mode: Replace	Will be Plotted/Evaluated From Schematic
	Measure type   Sig/Exp OCEAN MATLAB SPICE
2(3)   Delete   Status: Ready   T=27   C   Simulator: spectre	Add Delete Change Next New Expression
	<u>OK</u> <u>Cancel</u> <u>Apply</u> <u>Help</u>
Setting Outputs ADE L (2)	
Selected Output  Selected Output  Name/Signal/Expr Value Plot Save Options	
Name (opt.)	
Expression From Design 3 o_bottom yes allv	
Calculator Open Get Expression Close 4 o_top yes allv	
Will be V Plotted/Evaluated	
Add Delete Change Next New Expression	
OK Cancel Apply Help	

Transfer characteristics and noise margin for 2-Input-CMOS-NAND-Gate

![](_page_52_Figure_1.jpeg)

### Transfer characteristic for 2-Input-CMOS-NAND-Gates

![](_page_53_Figure_1.jpeg)

Transfer characteristic of 2-input-NAND-Gates from AMS-0.35µ-library with  $L_{NMOS,PMOS} = 0.35\mu W_{NMOS} = 1.325\mu$ ,  $W_{PMOS} = 2.1\mu$  and self-made gate with  $L_{NMOS,PMOS} = 0.35\mu W_{NMOS} = 1.0\mu$ ,  $W_{PMOS} = 1.6\mu$ (Characteristic for top N-transistor not shown, always beetween bottom and both)

# Simulation of 4-input-NAND from $0.35\mu m$ library

	Add Instance 🛛 🗙	
Library	CORELIBD Browse	
Cell	NAND4X2	
View	symbol	
Names		
🗹 Add Wi	re Stubs at: all terminals   registered terminals only	
Array	Rows 1 Columns 1	
🚯 Rotate 🛛 🕼 Sideways 🖂 Upside Down		
	Hide Cancel Defaults Help	

D-input uses NMOS-transistor nearest to GND, A-input is top NMOS-transistor.

![](_page_54_Figure_3.jpeg)

### 4-Input-NAND-Gate

![](_page_55_Figure_1.jpeg)

Transfer characteristic of 4-input-NAND-Gate from AMS-0.35 $\mu$ -library with  $L_{NMOS,PMOS} = 0.35 \mu W_{NMOS} = 1.05 \mu, W_{PMOS} = 1.4 \mu$ Leftmost line for switching lowest (nearest to ground )nmos-transistor only, rightmost line for all 4 inputs switched simultaneously